Efficient implementation of power analysis attack resistant advanced encryption standard algorithm on side-channel attack standard evaluation board Online publication date: Mon, 21-Nov-2016
by Massoud Masoumi; Pouya Habibi; Ali Dehghan; Mohammad Jadidi; Leila Yousefi
International Journal of Internet Technology and Secured Transactions (IJITST), Vol. 6, No. 3, 2016
Abstract: This paper presents a practical smart card implementation of advanced encryption standard (AES-128) algorithm combined with a simple yet effective masking scheme to protect it against first-order power analysis attacks in both time and frequency domain. The proposed masking method which is a generalisation of the conventional masking method, stores randomly masked S-box data in a masked table in a more efficient way than conventional masking scheme such that each addressed data in the table uses a different random value which makes the actual processed values uncorrelated to power consumption of the device. The proposed implementation has advantage of easy software implementation, low memory and clock cycle requirement. The target device for evaluating the efficiency of the implementation and countermeasure is the smart card of side-channel attack standard evaluation board (SASEBO-W).
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Internet Technology and Secured Transactions (IJITST):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com
Our Blog 
Follow us on Twitter 
Visit us on Facebook