A minimally intrusive method for analysing the timing of RTEMS core characteristics Online publication date: Mon, 21-Nov-2016
by Fernando G. Nicodemos; Osamu Saotome; George Lima; Sandro S. Sato
International Journal of Embedded Systems (IJES), Vol. 8, No. 5/6, 2016
Abstract: Verification of software requirements in critical systems should be performed to prove that the design is feasible implying that system designers must account for the real-time behaviour of the execution infrastructure, which includes the real-time operating system (RTOS). In this paper, we describe a new approach for analysing the timing of real-time executive for multiprocessor systems (RTEMS) core characteristics, an RTOS used to support embedded real-time space applications. The described approach is minimally intrusive and hardware-based, meaning that an external tool is plugged onto the system analysed with no need to modify the RTOS internal source code. The developed tool was implemented using a high-performance field-programmable gate array (FPGA). Experiments were carried out taking a satellite on-board computer case study. Real execution timing data collected from the case study indicate the effectiveness of the described approach.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Embedded Systems (IJES):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com
Our Blog 
Follow us on Twitter 
Visit us on Facebook