Power-area trade-off in power gated FSM synthesis
by Priyanka Choudhury; Sambhu Nath Pradhan
International Journal of Circuits and Architecture Design (IJCAD), Vol. 2, No. 1, 2016

Abstract: Partitioning and state encoding of FSM is done to minimise power consumption of final power gated circuit. Partitioning of the FSM into two sub-FSMs and then power gating the inactive sub-FSM incorporates some extra circuitry that increases the total area. So, power consumption is minimised, but at cost of increase in area. To get the power and area optimised power gate implemented circuit, we need to check the variation in power and area by varying weights associated with power and area during partitioning and encoding of FSM targeting power gated synthesis and then fix the weights for power and area for power and area optimised FSM synthesis. In this paper genetic algorithm has been used to find the power-area trade off during partitioning and state encoding of FSM for its power gated implementation. The trade-offs has been determined for different boundary depths.

Online publication date: Tue, 12-Apr-2016

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Circuits and Architecture Design (IJCAD):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com