FPGA implementation of multiphase DPWM generator with phase shedding for DC-DC converters
by Michael Carswell III; Jaber Abu Qahouq
International Journal of Power Electronics (IJPELEC), Vol. 7, No. 3/4, 2015

Abstract: The advantages of digital control in power electronics have led to an increasing use of digital pulse width modulators (DPWM). A major focus has been on optimising the DPWM signals and architecture for DC-DC converters to maximise power conversion efficiency and reduce the overall footprint. This paper presents and discusses a dual edge counter-comparator based multiphase DPWM generator with phase-shedding and current sharing functionalities. Phase shedding, or phase dropping, in multiphase power converter is a method that uses turning OFF some of the power converter phases/channels as the load current becomes smaller/lighter in order to improve the lighter load efficiencies. The presented architecture is validated through simulated and experimental test results based off a FPGA implementation of the DPWM generator.

Online publication date: Tue, 22-Mar-2016

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Power Electronics (IJPELEC):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com