Design of an efficient reversible single precision floating point adder Online publication date: Sat, 13-Jun-2015
by A.V. AnanthaLakshmi; G.F. Sudha
International Journal of Computational Intelligence Studies (IJCISTUDIES), Vol. 4, No. 1, 2015
Abstract: In this paper, it is proposed to present an efficient reversible single precision floating-point adder. The proposed work focuses on improving the reversible designs of the normalisation unit including the design of the reversible leading zero detector, which is the most expensive part. To implement an efficient reversible normalisation unit, a new 4 × 4 reversible gate (AS) is proposed and it is being used to design a reversible D-latch and a D-flip-flop which minimises the number of transistors. The proposed design requires reversible designs of an 8-bit and a 24-bit comparator unit, a 24-bit adder, an 8-bit subtractor, and a normalisation unit. The proposed work is analysed in terms of number of reversible gates, quantum cost, garbage outputs, and constant inputs. The proposed reversible single precision floating point adder operates at a speed of 41 MHz with a latency of two clock cycles and consumes 0.411 W.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Computational Intelligence Studies (IJCISTUDIES):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com
Our Blog 
Follow us on Twitter 
Visit us on Facebook