RF authenticated reconfiguration-based access control protection scheme for SRAM-based FPGA IP cores Online publication date: Sat, 26-Jul-2014
by Laavanya Sridhar; V. Lakshmi Prabha
International Journal of Electronic Security and Digital Forensics (IJESDF), Vol. 5, No. 1, 2013
Abstract: The constantly growing demand for ready to use design components, also known as intellectual property (IP) cores, has created a very lucrative and flourishing market which is very likely to continue its current path not only into the near future. With increase in use of field programmable gate arrays (FPGAs) in production designs, and with growth of system on FPGA (SOF) applications, the security of FPGA IP cores cannot be taken for granted anymore. In this paper, we have proposed a novel wireless-based IP core infringement preventive approach for intellectual property protection (IPP) of static random access memory (SRAM)-based FPGA IP cores. The proposed scheme exploits reconfiguration aspect of SRAM-based FPGA and incorporates special tag bypass features for increase suitability of proposed scheme as an IPP technique for reconfigurable IP cores. A hardware prototype is developed for evaluation of proposed scheme and the testing results are quite encouraging.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Electronic Security and Digital Forensics (IJESDF):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com
Our Blog 
Follow us on Twitter 
Visit us on Facebook