Low power clock gating techniques for synchronous buffer-based queue for 3D MPSoC
by Jagrit Kathuria
International Journal of Embedded Systems (IJES), Vol. 5, No. 1/2, 2013

Abstract: The buffer plays an important role in the design of MPSoC. The buffer mechanism influences the efficiency of link bandwidth. The buffer also provides a mechanism to synchronise the speed between the routers. The buffers are used to store packets or flits when they cannot be forwarded right away onto the output port. This paper presents discussion on buffering techniques used in the design of MPSoC. We have designed a synchronous queue for 3D MPSoC which could perform read and write operation at same time. We have generated full and AlmostFull signal to avoid overflow. The AlmostFull signal will be HIGH when one location is EMPTY to write data. The AlmostFull and full signal eliminates the overhead of sending credit information at every cycle. This reduces power dissipation from buffers. This paper presents four different low power techniques that are used to design memory for synchronous buffer-based queue.

Online publication date: Sat, 19-Jul-2014

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Embedded Systems (IJES):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com