Topologies and routing strategies in MPSoC
by Shivam Tyagi; Mohammad Ayoub Khan
International Journal of Embedded Systems (IJES), Vol. 5, No. 1/2, 2013

Abstract: The routing and topology has significant role to play in the design of multiprocessor system-on-chip (MPSoC). The topology has impact on the performance of the routing algorithms. As the demand is increasing for more and more area efficient devices, feature size is decreasing day-by-day. Now, the technology has reached its limitations where feature size cannot be reduced due to fundamental limitations. In such scenario, 3D ICs present a fundamental change in the SoC designs. We have investigated various 3D topologies for MPSoC. During investigation, we were unable to locate an algorithm in torus that accounts for wrap around edges. In this work, we have presented an algorithm that helps in locating wrap around edges in the torus. We have simulated the algorithm and found to be correct. As an extension of our previous work (Khan and Ansari, 2011), we have also performed net list level post layout simulation.

Online publication date: Sat, 19-Jul-2014

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Embedded Systems (IJES):
Login with your Inderscience username and password:

    Username:        Password:         

Forgotten your password?


Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com