Analysing ION/IOFF in ultradeep-submicron CMOS devices using grooved nMOSFETs for low-power applications
by Subhra Dhar; Manisha Pattanaik; P. Rajaram
International Journal of Signal and Imaging Systems Engineering (IJSISE), Vol. 6, No. 1, 2013

Abstract: To manage the increasing static leakage in ultra low-power applications, solutions for leakage reduction as well as improving the current drive of the device are sought at the device design and process technology levels. The influence of single corner grooves and changing concave corner angles in deep submicron and ultra deep-submicron grooved gate nMOSFET is studied to analyse the subthreshold characteristics in ultralow-power applications. ATLAS process simulator verifies that by changing the structural parameters, ON current-OFF current ratio is improved and maintained constant and be helpful for low-power applications as well as be applicable to high-speed devices.

Online publication date: Sun, 20-Jan-2013

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Signal and Imaging Systems Engineering (IJSISE):
Login with your Inderscience username and password:

    Username:        Password:         

Forgotten your password?


Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com