FPGA-based solution for real-time tracking of time-varying harmonics and power disturbances
by Jinglin Xu; Uwe Meyer-Baese; Kai Huang
International Journal of Power Electronics (IJPELEC), Vol. 4, No. 2, 2012

Abstract: A field programmable gate array (FPGA)-based implementation scheme of the universal amplitude demodulation is proposed for real-time tracking of time-varying harmonics and power disturbances in power systems. The scheme implements the required lowpass filtering with canonical signed digit (CSD) coded infinite impulse response (IIR) filters and uses the coordinate rotation digital computer (CORDIC) algorithm for the amplitude reconstruction. The proposed scheme has low complexity and is suitable for practical implementations. An FPGA-based circuit had been built to validate the proposed scheme. The circuit can track harmonics and power disturbances in about one cycle. Experimental results show the real-time performance of the scheme.

Online publication date: Sat, 23-Aug-2014

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Power Electronics (IJPELEC):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com