Low-voltage silicon chip/glass ring anodic bonding for MEMS device packaging and experimental evaluation of bonding quality Online publication date: Sat, 07-Mar-2015
by Quan Wang; Ran Hu; Xiaodan Yang; Jianning Ding
International Journal of Materials and Product Technology (IJMPT), Vol. 42, No. 1/2, 2011
Abstract: Packaging technologies are a great issue in MEMS/NEMS device fabrication. Silicon to glass anodic bonding is a common bonding technique for packaging. In this paper, we describe low voltage silicon chip/glass ring anodic bonding to meet the need of MEMS device batch fabrication. The bonding voltage decreases to be 160 V and the bonding time is cut down from 30 minutes to be about two minutes. The anodic bonding quality of silicon chip/glass ring, effects of thermal cycling and thermal shock, are evaluated in details. The bonding strength is measured using a tensile tester and the fracture mainly occurs inside the silicon chip rather than along the interface. The bonding surface has large adherence intension and can work under harsh environment.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Materials and Product Technology (IJMPT):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com