Design and implementation of hybrid multicore simulators
by Jun Yan, Wei Zhang
International Journal of Embedded Systems (IJES), Vol. 4, No. 3/4, 2010

Abstract: Hybrid multicore architecture consisting of tightly-integrated very long instruction word (VLIW) and superscalar processors can potentially take advantage of the heterogeneity of different cores to attain better performance. However, to implement or simulate a hybrid multicore processor is a challenging task due to the interactions of tightly integrated cores with different architectures/microarchitectures. In this paper, we design and implement two hybrid multicore architecture simulators for multi-program and multicore (MPMC) paradigm and single-program and multicore (SPMC) respectively. Based on these simulators, we provide preliminary results to evaluate the performance of the hybrid multicore processor for both multi-threaded and single-threaded programs.

Online publication date: Fri, 11-Mar-2011

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Embedded Systems (IJES):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com