NCXplore: a design space exploration framework of temporal encoding for on-chip serial interconnects
by George Kornaros
International Journal of High Performance Systems Architecture (IJHPSA), Vol. 2, No. 3/4, 2010

Abstract: Multi-processor systems-on-chip (MPSoC) seek for high performance, scalable and power efficient communication infrastructures. Recent research considers on-chip serial links for communication fabrics as a solution to reduce routing congestion and design complexity. This paper describes a methodology and a tool-chain for design space exploration of temporal encoding schemes, thereafter referred to as NCXplore. NCXplore assists the designer to achieve the best fit as regards both switching activity combined with reduction of crosstalk effects, and performance. A novel class of temporal encoding schemes is also presented to manage switching activity and crosstalk induced delays. NCXplore accepts any encoding technique as a mapping function to investigate crosstalk effects.

Online publication date: Sat, 07-Aug-2010

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of High Performance Systems Architecture (IJHPSA):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com