Germanium on insulator and new 3D architectures opportunities for integration Online publication date: Sun, 21-Feb-2010
by M. Vinet, C. Le Royer, P. Batude, J-F. Damlencourt, J-M. Hartmann, L. Hutin, K. Romanjek, A. Pouydebasque, O. Thomas
International Journal of Nanotechnology (IJNT), Vol. 7, No. 4/5/6/7/8, 2010
Abstract: Ge encounters an interest revival for CMOS applications because of its high carriers mobility. GeOI pMOSFET with excellent ON currents and controlled threshold voltage have indeed been demonstrated. However the ON performance of Ge and GeOI nMOS remains well below those of Si based nMOS. Thus we propose two possible CMOS integration approaches to benefit from on one hand the excellent hole mobility in Ge and on the other hand the good electron transport properties in Si: First, the planar co-integration of SOI nMOS and GeOI pMOS by local 'Ge enrichment', and second the 3D approach with two different stacked layers sequentially processed: SOI nMOS then Ge pMOS, thanks to Ge layer transfer after SOI nMOS process, and low thermal budget of Ge MOS process. In addition, 3D monolithic integration also represents a versatile platform for advanced functions integration.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Nanotechnology (IJNT):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com
Our Blog 
Follow us on Twitter 
Visit us on Facebook