Run-time management of custom instructions on a partially reconfigurable architecture
by Siew-Kei Lam, Huang Fan, Thambipillai Srikanthan, Wu Jigang
International Journal of Information and Communication Technology (IJICT), Vol. 2, No. 1/2, 2009

Abstract: Run-time reconfiguration can increase the cost efficiency and hardware specialisation of reconfigurable processors by dynamically changing the configuration of the reconfigurable logic to the required functionality. In this paper, we propose a scheme for managing the run-time reconfiguration of custom instructions on a partially reconfigurable architecture that incorporates multi-bit logic blocks. The proposed scheme relies on the dynamic execution profile to replace the functionality of the logic blocks with the goal of minimising the overall reconfiguration overhead. Experimental results show that the proposed scheme for run-time customisation can lead to an average speedup of three times and average area savings of over 30% when compared to a method that relies on compile-time customisation.

Online publication date: Thu, 11-Jun-2009

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Information and Communication Technology (IJICT):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com