Experiments on data processing algorithms: energy efficiency of wireless and untethered field programmable gate array (FPGA)-based embedded systems Online publication date: Thu, 11-Jun-2009
by Pawel Piotr Czapski, Andrzej Sluzek
International Journal of Information and Communication Technology (IJICT), Vol. 2, No. 1/2, 2009
Abstract: In this paper, we present preliminary results regarding the data processing approach to energy efficiency of wireless and untethered field programmable gate array (FPGA)-based embedded systems. Re-configurability of FPGA allows for significant flexibility in its applications to embedded systems. However, high power consumption (caused by such flexibility) influences the designing process significantly. Moreover, radio communication adds additional power consumption to the overall energy budget. We present few ideas (addressing local data processing versus communicating processed data) that are envisaged to decrease the total energy spent on communicating data bits. Energy efficiency is addressed at the high-level of the designing process (the system-level). It is envisaged that results of our experiments can be also applied to other embedded systems applications, not limited to FPGA-based only.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Information and Communication Technology (IJICT):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com
Our Blog 
Follow us on Twitter 
Visit us on Facebook