Synthesis and FPGA-based implementation of an indirect sliding mode current controller of a synchronous machine
by M.W. Naouar, E. Monmasson, A.A. Naassani, I. Slama-Belkhodja
International Journal of Industrial Electronics and Drives (IJIED), Vol. 1, No. 1, 2009

Abstract: This paper presents the synthesis and the implementation on a field programmable gate array (FPGA) of an indirect sliding mode current control of a synchronous machine. The adopted sliding mode current control strategy is very advantageous for making the controlled system robust to parameter variations and external disturbances. The main interest of using FPGAs to implement such controllers is the very important reduction of the control loop delay, which is only equal to a few microseconds. This control loop delay reduction derives directly from the possibility offered by FPGAs to design very powerful dedicated hardware architectures with free sampling instants. Numerous experimental results are shown to prove the efficiency of FPGA-based solutions to achieve high performance control.

Online publication date: Tue, 19-May-2009

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Industrial Electronics and Drives (IJIED):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com