Simultaneous double side grinding of silicon wafers: a mathematical model for the wafer shape
by Z.C. Li, Z.J. Pei, Graham R. Fisher
International Journal of Nanomanufacturing (IJNM), Vol. 2, No. 6, 2008

Abstract: Silicon wafers are the most widely used substrates for fabricating Integrated Circuits (ICs). The quality of ICs depends directly on the quality of silicon wafers. Simultaneous Double Side Grinding (SDSG) is one of the processes used to flatten the sliced wafers. The literature contains several mathematical models for the wafer shape in Single Side Grinding (SSG). However, no systematical study on the wafer shape in SDSG has been reported. The first part of this paper gives an overview of current mathematical models for the wafer shape in SSG (or SDSG) of silicon wafers. Then a mathematical model for the wafer shape in SDSG of silicon wafers is developed. This developed model is then used to systematically study the effects of several SDSG parameters on the wafer shape.

Online publication date: Thu, 12-Feb-2009

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Nanomanufacturing (IJNM):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com