Hardware synthesis for systems of recurrence equations with multidimensional schedule
by Anne-Claire Guillou, Patrice Quinton, Tanguy Risset
International Journal of Embedded Systems (IJES), Vol. 3, No. 4, 2008

Abstract: This paper introduces methods for extending the classical systolic synthesis methodology to multi-dimensional time which implies the use of memories in the resulting architecture. Memory functions are used to define where the data are stored during execution, the targeted architecture is a distributed memory VLSI circuit. We describe a structural VHDL program for the matrix multiplication algorithm synthesised for a FPGA platform using these design principles. Our results show that the complexity added in each processor by the memories and the control is moderate and justifies in practice the use of such architectures.

Online publication date: Sat, 03-Jan-2009

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Embedded Systems (IJES):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com