Nano-characterisation of dielectric breakdown in the various advanced gate stack MOSFETs Online publication date: Tue, 05-Jun-2007
by K.L. Pey, C.H. Tung, R. Ranjan, V.L. Lo, M. MacKenzie, A.J. Craven
International Journal of Nanotechnology (IJNT), Vol. 4, No. 4, 2007
Abstract: Nano-scale physical analysis of breakdown in nano-scale high-κ gate stacks consisting of either polycrystalline-silicon or metal as gate electrode shows that the microstructural defects and damages induced by breakdown in the high-κ gate dielectric are different from that of conventional SiOxNy/poly-Si and Si3N4/poly-Si gate stacks. Chemical analysis using transmission electron microscopy provides useful information about the nature and evolution of the breakdown induced defects in different gate stacks metal-oxide-semiconductor field effect transistors. Together with electrical characterisation, the possible gate leakage conduction mechanism(s) in various dielectric breakdown has been established. This paper reviews the breakdown conduction mechanism(s) and induced defects in high-κ gate stacks in comparison to conventional gate dielectrics. The impacts of the new failure mechanisms on the performance and reliability of various gate stacks are discussed.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Nanotechnology (IJNT):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com
Our Blog 
Follow us on Twitter 
Visit us on Facebook