Critical analysis of cache memory performance concerning miss rate and power consumption
by Hetal V. Dave; Nirali A. Kotak
International Journal of Embedded Systems (IJES), Vol. 15, No. 6, 2022

Abstract: There has been constant growth in the usage of mobile devices in the last decade. As necessary demand by the technological marketplace, mobile devices are designed per the required performance, low power and cost. The memory subsystem is essential in deciding an embedded system's performance, cost and power budget. An analysis of cache memory parameters plays a vital role in choosing the best cache, so here it is aimed to compare different cache memory parameters. This paper conducts a critical analysis of the L1 data cache memory. An analysis of cache size, block size and associativity effect on miss rate is carried out using the Simple Scalar tool. The CACTI tool also found the relationship between power and different cache size. This work will be helpful for further understanding their effect of them on performance and selecting the suitable cache memory configuration through design space exploration (DSE).

Online publication date: Thu, 30-Mar-2023

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Embedded Systems (IJES):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com