VLSI system architecture optimisation for DLMS adaptive filter using PPG based multiplier Online publication date: Mon, 14-Mar-2022
by Y. Premson; R. Sakthivel
International Journal of System of Systems Engineering (IJSSE), Vol. 11, No. 3/4, 2021
Abstract: A partial product generator based multiplier is used to reduce the complexity of multiplication operation. This multiplier, designed using decoders and and-or cells in earlier work are modified with a multiplexer to improve the speed and area of the architecture. When approximate multipliers are employed, the complexity can be further reduced and they can be used for highly data intensive processing applications like image restoration, pattern classification etc., where an approximate operation is enough in most of the cases. A delayed least mean squared (LMS) adaptive filter is designed using Xilinx ISE and implemented in Spartan-6 development board, which itself contains an FIR filter, and modified using multiplexer and approximate compressor type adder (ACA) combination. For the FIR filter part alone, the percentage decrease in maximum path delay is 40 % and that in total area is 37%. For the delayed least mean squared (DLMS) adaptive filter these values are 17 and 47 respectively.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of System of Systems Engineering (IJSSE):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com
Our Blog 
Follow us on Twitter 
Visit us on Facebook