Efficient hardware implementation of TEA, XTEA and XXTEA lightweight ciphers for low resource IoT applications Online publication date: Thu, 25-Nov-2021
by Zeesha Mishra; Bibhudendra Acharya
International Journal of High Performance Systems Architecture (IJHPSA), Vol. 10, No. 2, 2021
Abstract: Among instances when the data security in resource constrained environment is taken into consideration, lightweight encryption algorithms admit in popularity and are deemed to be of great merit. Reduction of both power consumption and area are always a major concern. Tiny encryption algorithm (TEA) is one of the lightweight cryptographic algorithm with block size of 64-bit and key size of 128-bit follows Feistel network structure and further this algorithm is modified as extended tiny encryption algorithm (XTEA) and Corrected tiny encryption algorithm (XXTEA). This paper have proposed highly efficient round-based architectures of TEA, XTEA and XXTEA to make them suitable for the low area, low power applications. The strategy is to optimise the hardware design for low resource applications. All the three proposed architectures are extensively evaluated and compared on the basis of performance, and area utilisation for their implementations in different field-programmable gate array (FPGA) platforms.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of High Performance Systems Architecture (IJHPSA):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com
Our Blog 
Follow us on Twitter 
Visit us on Facebook