A CAD approach for power supply noise aware floorplan in SoC Online publication date: Thu, 25-Nov-2021
by Partha Mitra; Jaydeb Bhaumik; Angsuman Sarkar
International Journal of High Performance Systems Architecture (IJHPSA), Vol. 10, No. 2, 2021
Abstract: This paper deals for reduction of power supply noise with decoupling capacitor estimation and allocation using particle swarm optimisation (PSO) algorithm at the floorplanning stage of the physical design process. Decoupling capacitors are allocated between the power and ground rails in parallel with functional blocks having supply noise effectively reduces rapid fluctuations in supply voltage. Excess capacitors increases the delay and power parameters and degrades the overall performance of the integrated circuit. In this work peak supply noise has been reduced by up to 69.5%, increment in delay and power parameters is 6.52% and 2.08% with decoupling capacitor allocation. Maximum increment in core area is 6.57% with decoupling capacitor allocation. The decoupling capacitor (decap) budget has also been optimised by up to 36.7%. This computer aided design (CAD) approach can be used power supply noise reduction for any multi-core architecture.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of High Performance Systems Architecture (IJHPSA):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com
Our Blog 
Follow us on Twitter 
Visit us on Facebook