Hardware implementation of a modified SSD LDPC decoder
by A. Rajagopal; K. Karibasappa; K.S. Vasundara Patel
International Journal of Computer Aided Engineering and Technology (IJCAET), Vol. 14, No. 3, 2021

Abstract: In this work, a modification approach to the simplified soft distance (SSD) algorithm is discussed by considering soft Euclidean squared distance as a performance metric. The SSD algorithm is theoretically independent of the signal to noise ratio of the received signal. Multiplication and addition terms are the only constituents of this algorithm which reduces the complexity. In this paper, an attempt has been made to compare and analyse the performance of modified SSD with other popular algorithms such as SPA, SSPA, and LogSPA. The algorithm is implemented on Virtex-5 xc5vlx110t FPGA kit to observe the real time implications and draw apt conclusions. From the FPGA results, this paper aims to conclude the performance of modified SSD is similar to that of LogSPA with changes observed as improved throughput speed and improved bit error rate (BER).

Online publication date: Mon, 26-Apr-2021

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Computer Aided Engineering and Technology (IJCAET):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com