Optimisation of pedestrian detection system using FPGA-CPU hybrid implementation for vehicle industry
by Ahmet Remzi Ozcan; Vedat Tavsanoglu
International Journal of Vehicle Design (IJVD), Vol. 80, No. 2/3/4, 2019

Abstract: Improved image processing and developing technologies are rapidly expanding the application areas of image processing systems. In recent years, pedestrian detection systems have become one of the major safety technologies used in the automotive industry. This paper presents an optimised real-time pedestrian detection system using an FPGA-CPU based hybrid design. The histograms of oriented gradients (HOG) algorithm, which is extensively used for feature extraction in pedestrian detection applications, was implemented on a low-end FPGA. In the study, the original HOG descriptors are designed in low complexity without sacrificing performance. The obtained features were classified on a low-power single board computer with support vector machine (SVM). Tests with the INRIA pedestrian database show that the proposed model has high potential for use as a real-time low-cost pedestrian detection system in practice.

Online publication date: Mon, 28-Sep-2020

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Vehicle Design (IJVD):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com