Modelling, design and implementation of quadratic buck converter for low power applications
by Ravindranath Tagore Yadlapalli; Anuradha Kotapati
International Journal of Power Electronics (IJPELEC), Vol. 11, No. 3, 2020

Abstract: This paper discusses the modelling, design and implementation of quadratic buck converter (QBC) for low voltage CPU voltage regulator applications. The small-signal modelling of QBC is characterised by state-space averaging technique. The QBC has been applied with average current-mode (ACM) control strategy in order to evaluate steady sate as well as dynamic performance. The hardware development of QBC is exploited using FPGA controller. The PSIM simulation results are validated with the experimental results in terms of line and load regulations. It can be verified from results that the system stability is guaranteed for a wide range of operating conditions.

Online publication date: Thu, 02-Apr-2020

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Power Electronics (IJPELEC):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com