Cascaded H-bridge inverter with reduced device count control considering harmonic distortion minimisation Online publication date: Fri, 14-Feb-2020
by Faouzi Armi; Lazhar Manai; Mongi Besbes
International Journal of Power Electronics (IJPELEC), Vol. 11, No. 2, 2020
Abstract: In this paper, a serial/parallel cascaded H-bridge (CHB) multilevel inverter is presented. The topology has the advantage of reduced number of switching devices, DC-sources and gate driver circuits. Consequently, cost and complexity are greatly minimised, providing the same number of output voltage levels even more compared to conventional structures and other topologies given in some recent literatures in which authors have proposed new topologies with reduced circuit devices count (RDC). The main contribution of this work is the ability to choose a set of harmonic order to be eliminated; in other similar works, PWM technique is only capable to minimise total harmonic distortion (THD) without eliminating selected harmonic which require a complex output filter. The feasibility and effectiveness of the proposed topology is evaluated with intensive simulation study and experimentally tested on a prototype using a field-programmable gate array (FPGA) to implement N-R algorithm for inverter selective harmonic elimination (SHE) control.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Power Electronics (IJPELEC):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com
Our Blog 
Follow us on Twitter 
Visit us on Facebook