Design and implementation of LTE physical layer on FPGA Online publication date: Fri, 06-Sep-2019
by V. Venkataramanan; S. Lakshmi; Vineet A. Kanetkar
International Journal of Computer Applications in Technology (IJCAT), Vol. 61, No. 1/2, 2019
Abstract: Changing trends in the communication industry pertaining to configuration of devices and their processing for maximised result. Each device needs a processing unit comprising a microcontroller or a Field Programmable Gate Array (FPGA). This paper deals with the use of FPGAs and how they can be configured as Hardware in Loop (HIL) for validation along with Simulink and Xilinx System Generator (XSG). Further, their compatibility is mentioned for long term use and durability in communication. The comparison of related work in the field of communication is done with the FPGA implementation of Long Term Evolution (LTE) physical layer with different modulation schemes, different antenna configurations and different signal to noise ratio systems implemented on Virtex and Spartan FPGA boards. On the other hand the simulation is carried out with Xilinx Vivado Design suite to analyse the power, resource utilisation, timing summary and memory utilisation.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Computer Applications in Technology (IJCAT):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com
Our Blog 
Follow us on Twitter 
Visit us on Facebook