MOESIF: a MC/MP cache coherence protocol with improved bandwidth utilisation
by Geeta Patil; Neethu Bal Mallya; Biju K. Raveendran
International Journal of Embedded Systems (IJES), Vol. 11, No. 4, 2019

Abstract: This paper proposes a novel cache coherence protocol - MOESIF - to improve the off chip and on chip bandwidth usage. This is achieved by the reducing the number of write backs to the next level memory and by reducing the numbers of responders to a cache miss when multiple copies of data exists in private caches. Experimental evaluation of various splash-2 benchmark programs on the CACTI 5.3 and CACOSIM simulators reveals that the MOESIF protocol outperforms all other hardware based coherence protocols in terms of energy consumption and access time. MOESIF protocol on an average offers 94.62%, 88.94%, 88.88% and 4.47% energy saving, and 96.37%, 92.83%, 92.77% and 9.21% access time saving over MI, MESI, MESIF and MOESI protocol respectively for different numbers of cores/processors.

Online publication date: Fri, 19-Jul-2019

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Embedded Systems (IJES):
Login with your Inderscience username and password:

    Username:        Password:         

Forgotten your password?


Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com