Orders > Conference proceedings > 12th international workshop on systems, signals and image processing
(from Chapter 1: Invited Addresses and Tutorials on Signals, Coding,
 Systems and Intelligent Techniques)
| Full Citation and Abstract
|
Title: |
A low power scheduling tool for soc designs |
| |
Author(s): |
A. Mahdoum, N. Badache, H. Bessalah |
| |
Address: |
Laboratoire de microélectronique
Centre de Developpement des Technologies Avancees
BP 17 Baba Hassen 16303 Alger Algerie
Laboratoire des Systèmes Informatiques
Université des Sciences et de la Technologie Houari Boumediene
BP 32 Bab Ezzouar 16123 Alger Algerie
Laboratoire Architecture des Systèmes & Multimédia
Centre de Developpement des Technologies Avancees
BP 17 Baba Hassen 16303 Alger Algerie
a_mahdoum @ hotmail.com, badache @ wissal.dz, bessalah @ cdta.dz |
| |
Reference: |
SSIP-SP1, 2005 pp. 369 - 374 |
| |
Abstract/
Summary |
As semiconductor technology scales down, integration on a chip becomes higher and concerns complex algorithm implementation. Those algorithms concern a variety of applications in many fields. So, adequate scheduling techniques that cope with such a variety of applications are required. The method presented in this paper addresses that request and takes the advantages of both the data flow (ie intensive data flow circuits such as DSPs) and the control flow approaches. Knowing that such a Controlled Data Flow Graph (CDFG) scheduling is not polynomial, an efficient heuristic-based approach is then needed. Thus, subject to user constraints such as time and resources, our heuristic method targets a minimal cycle number while detecting exclusive operations that could be scheduled in the same control step and share the same resource. More, because the power dissipation is a crucial problem for SOC designs, our tool helps the user introduce additional constraints so that the switching power dissipation at a high design level is reduced. |
| |
|
| |
We welcome your comments about this Article  |
|
