
Comparative performance analysis of FPGA-based MAC unit using non-conventional number system in TVL domain for signal processing algorithm

Aniruddha Ghosh*

ECE Department,
Calcutta Institute of Technology,
Uluberia, Howrah, WB, India
Email: g_aniruddha2003@yahoo.co.in
*Corresponding author

Amitabha Sinha

Birbhum Institute of Engineering and Technology,
Suri, Birbhum, WB, India
Email: becas_amits83@hotmail.com

Abstract: Today, the complication of binary digital hardware system is progressively growing. Due to this fact, new methodologies for efficiently describing and realising the digital systems are explored in this paper. Multi-valued logic methodology offers a few preferences over existing binary digital system. One of the well-known multi-valued logic systems is ternary value logic (TVL) system. It is seen that all kind of digital signal processing (DSP) algorithms widely use multiply-accumulate (MAC) operation for superior digital processing system. To implement high performance DSP algorithms MAC unit is used extensively. In current scenario, it is seen that non-conventional, non-binary number system-based architecture is also exhibited better performance. The example of such non-conventional, non-binary number systems is ternary residue number systems (TRNSs) and double base ternary number system (DBTNS). Here, a comparative study is made on performance analysis of MAC unit using various non-conventional, non-binary number system. All the architecture is mapped on FPGA for analysis its performance.

Keywords: ternary value logic; TVL; ternary residue number systems; TRNSs; TRNS adder; DBTNS; field programmable gate array; FPGA; DSP algorithms; multiply and accumulate unit; MAC; DBTNS multiplier.

Reference to this paper should be made as follows: Ghosh, A. and Sinha, A. (2020) 'Comparative performance analysis of FPGA-based MAC unit using non-conventional number system in TVL domain for signal processing algorithm', *Int. J. Nanoparticles*, Vol. 12, Nos. 1/2, pp.50–58.

Biographical notes: Aniruddha Ghosh is presently working as an Assistant Professor from the Electronics and Communication Engineering Department of Calcutta Institute of Technology, Uluberia since 18 January, 2011. Besides that, he had registered himself as a Research Scholar at the Maulana Abul Kalam Azad University of Technology (formerly WBUT), Saltlake under the guidance of Professor (Dr.) Amitabha Sinha, (Ex Director, School of Engineering and Technology, WBUT) in the area of Signal Processing in the Department of ECE.

Amitabha Sinha a fellow of IEI (India) has been working in the industry, premier academic institutes, R&D centres and IT/Telecom-sectors in India and abroad for more than 35 years. and his areas of research include EDA-VLSI design, re-configurable DSP architecture using FPGAs, etc. He had published more than 85 research papers in international journals and conferences. He had chaired a number of national and international conferences including *IEEE* in various countries. He obtained his PhD in Computer Science and Engineering from the Indian Institute of Technology (IIT), Delhi and Postgraduation in Electronics from the University of Kent at Canterbury (UK).

This paper is a revised and expanded version of a paper entitled 'FPGA implementation of RNS adder-based MAC unit in ternary value logic domain for signal processing algorithm and its performance analysis', presented at EDKCON, 2018 IEEE Electron Device Kolkata Conference, India, 24–25 November 2018.

1 Introduction

There is various type of numeral system present depending on the base. If the base is 3 then the numeral system is called ternary value logic (TVL) system (Hurst, 1984). Various studies showed its advantages over its binary counterpart. Some domain of binary numeral system like chip area, overall delay can be improved in TVL system (Sinha et al., 2006; Lin et al. 2011). Besides that, some literature showed the advantages of using non-conventional, non-binary number system like residue number systems (RNS) and double base number system (DBNS) for implementing various signal processing architecture (Ghosh et al., 2012a, 2012b; Roy et al., 2015; Chang et al., 2015; Chen et al., 2015). The advantages of non-conventional, non-binary number system are more lucrative when they are implemented in ternary domain. The basic advantages of ternary residue number systems (TRNSs) are the ability of performing carry-free addition operation, fault tolerant, detection and correction. TRNS can break one large number into smaller number depending on the moduli set (Ghosh and Sinha, 2018a). On the other hand, main advantage of double base ternary number system (DBTNS) lies in its ability of performing partial product-free multiplication operations (Ghosh and Sinha, 2018b). All digital signal processing (DSP) algorithms broadly utilise multiply-accumulate operation for the exclusive digital processing system (Singha et al., 2012; Seeta and Kumari, 2016). The multiplication and accumulation operations are prime operations of DSP algorithms. Thus, there is a demand for rapid processors having devoted hardware to upgrade the speed with which these multiplications and accumulations are performed. This operation facilitates the calculation of convolution which is required in various filter algorithms, Fourier transforms, etc. (Sinha et al., 2006). Basic modules of a MAC unit are a multiplier, an adder and an accumulator. The main challenge for a VLSI designer is to implement low power and high-throughput circuitry for high performance real-time DSP operations (Chen et al., 2015; Marzouqi et al., 2016; Karmakar and Karmakar, 2018). Effective implementation of a high performance MAC unit helps to perform efficient DSP operations. A partial product free multiplier can perform faster operation than conventional multiplier. So DBTNS multiplier can be an alternative. Again, carry-free adder can help to implement fast adder. So, TRNS adder can be a good solution. The main objective of this work is to study and compare the performance of multiplier and

accumulator (MAC) architectures in ternary domain using TVL, TRNS, DBTNS for realising various signal processing algorithms like finite impulse response (FIR) algorithm. The performance analysis of this architecture is executed and validated on Xilinx Virtex field programmable gate array (FPGA).

2 Brief analysis of various number system

TVL system is a non-binary multi-valued logic system. It mainly deals with three switching levels, i.e., denoted by 0, 1, 2. The arithmetic operations of TVL can deal with compliment operation, addition, subtraction, multiplication and division (Lin et al., 2011). The examples of non-conventional number system are TRNSs and DBTNS. A number can be broken in smaller number in TRNS domain depending on the moduli set and elements of moduli set should be mutually prime for getting better dynamic range. Suppose X is a number which is broken into N tuples, i.e., $X = (x_1, x_2, x_3, \dots, x_N)$. Here $x_i = X \text{ modulo } m_i$, represents the i^{th} residue digit, m_i is the i^{th} modulus and all m_i are mutually prime numbers (Low and Chang, 2013; Matutino et al., 2015; Ghosh and Sinha, 2018a). An example of a balanced moduli set is $\{r^{n-2}, r^{n-1}, r^n\}$ where r signifies radix or base, for TVL domain the value of r is 3 (Abdallah and Skavantzios, 2005). Another non-conventional number system, DBTNS can help to represent a number as sum of mixed powers of two integer in ternary domain (Ghosh and Sinha, 2018b). For example, x is a ternary number then x can be expressed as follows:

$$x = \sum_{i,j} d_{i,j} 2^i 3^j$$

where $d_{i,j} = \{0, 1, 2\}$. These indices (i, j) are in ternary number system.


3 Architecture of MAC unit using various non-binary and non-conventional number system

A MAC unit which can able to perform single cycle multiplication and accumulation operation, is the one of the main modules of DSP processor (Ghosh et al., 2012b). So, MAC unit can help to implement DSP algorithms. Main modules of MAC unit are multiplier, adder and accumulator. The performance of MAC unit can be enhanced by improving the performance of basic modules of MAC unit, mainly multiplier and adder unit. The performance of MAC unit is enhanced by implementing basic modules of MAC unit in TVL, TRNS and DBTNS domain. The architecture of such MAC unit is discussed following sections.

3.1 Architecture of TVL-based MAC unit

The architecture of TVL-based MAC unit (Ghosh and Sinha, 2018b) is shown in Figure 1. It consists of multi-trit TVL Multiplier, multi-trit TVL adder and ternary register. Initially, N -trit inputs are stored in memory and fetched from a memory location and supplied to the multiplier unit for performing multiplication operation. The output of multiplier unit is $2N$ trit, so the output of the adder is of $2N + 1$. In this architecture, value of N is considered as 2 trit, 3 trit and 4 trit. In Figure 1, $x(n)$ and $h(n)$ are two N trit inputs and $y(n)$ is the final output of TVL MAC unit.


Figure 1 TVL-based MAC unit



3.2 Architecture of TRNS adder-based MAC unit

The architecture of TRNS adder-based MAC unit (Ghosh and Sinha, 2018a) is depicted in the Figure 2. The inputs of this architecture of MAC unit are in TVL. Initially, two inputs [in Figure 2, $x(n)$ and $h(n)$ are the inputs of n trit) are multiplied in TVL domain. Then the TVL-based product is converted in TRNS to perform the carry-free addition in TVL domain. Basic modules of this TRNS Adder-based MAC unit are TVL conversion, TVL multiplier, TVL – RNS conversion, TRNS adder, ternary registrar (TReg).


Figure 2 TRNS adder-based MAC unit



3.3 Architecture of DBTNS multiplier-based MAC unit

The architecture of DBTNS multiplier-based MAC unit (Ghosh and Sinha, 2018b) is depicted in Figure 3. In this architecture, two inputs $h(n)$ and $x(n)$ which are in TVL domain elements, are converted into DBTNS. The basic modules of such architecture are TVL conversion, DBTNS conversion, DBTNS multiplier, TVL adder, ternary registrar (accumulator). Initially, $x(n)$ and $h(n)$ are represented into DBTNS, i.e., $x(n) = 2^i \cdot 3^j$ and $h(n) = 2^i \cdot 3^j$. The indices of 2 and 3 are fed through DBTNS multiplier unit and multiplied data is added with zero which is initially stored in an accumulator. The trit length of indices i and j are considered as 1, 2, 3 then trit length of output becomes 7, 27, 85 respectively.

Figure 3 DBTNS multiplier-based MAC unit



4 Comparative performance analysis of MAC unit

FIR filter algorithm (Chen et al., 2015) is implemented using non-binary and non-conventional number system-based MAC unit. The delay and hardware complexity (Ghosh and Sinha, 2018b) of TVL MAC unit-based FIR filter is defined as the total delays of different modules. Total delay of this FIR filter = (n -trit LUT access delay + time taken by TVL multiplier + time taken by TVL adder). Total delay of n -trit TVL adder = $(THA + (n - 1) \cdot Tc)$, where, THA is time taken by half adder and Tc is the carry propagation delay in later stages. The time complexity (Ghosh and Sinha, 2018a) of TRNS MAC unit-based FIR filter depends on the basic modules like TVL conversion unit, ternary multiplier unit, TRNS conversion unit, TRNS adder unit and ternary registrar unit. The total delay of FIR filter using TRNS MAC unit can be represented as

(n -trit LUT access time for integer to TVL conversion + time taken by ternary multiplier unit + time taken by TRNS conversion + time taken by TRNS adder + n -trit LUT access time for TVL to integer conversion). TRNS conversion unit is implemented using ternary ripple carry adder (RCA) and ternary multiplexer. So the time taken by TRNS conversion unit can be calculated as (time taken by n -trit ternary RCA + time taken by ternary multiplexer). TRNS adder unit is implemented using ternary RCA, ternary subtractor and ternary multiplexer and de-multiplexer. So time taken by TRNS adder unit can be calculated as (time taken by n -trit ternary RCA + time taken by ternary de-multiplexer + time taken by n -trit ternary subtractor + time taken by ternary multiplexer). The total delay of FIR filter using DBTNS MAC unit can be represented as (n -trit LUT access time for integer to TVL conversion + n -trit LUT access time for TVL to DBTNS conversion + time taken by DBTNS multiplier + time taken by TVL adder + n -trit LUT access time for TVL to integer conversion). If the number of trit of indices of input data of FIR filter (Chen et al., 2015; Chang et al., 2015) are changed then execution time is also varied. Synthesis report of eight tap FIR filter with change of trit is shown in following tables. Tables 1, 2 and 3 represent the synthesis report of TVL, TRNS, DBTNS MAC unit-based FIR filter respectively.

The hardware complexity of the non-conventional MAC unit-based FIR filter is represented by Figures 4 and 5. Figure 4 represents the relation between number of LUTs and number of input trit and Figure 5 represents the relation between input trit and execution time.

Table 1 Synthesis report of eight tap FIR filter using TNS MAC unit with change of trit

Sl. no.	No. of trit	Synthesis report			
		Number of slice LUTs	Minimum period	Minimum input arrival time before clock	Maximum output required time after clock
1	4	148 out of 46,560	3.571 ns (maximum frequency: 279.994 MHz)	6.464 ns	0.576 ns
2	3	84 out of 46,560	2.853 ns (maximum frequency: 350.471 MHz)	4.974 ns	0.576 ns
3	2	35 out of 46,560	2.135 ns (maximum frequency: 468.362 MHz)	3.066 ns	0.576 ns

Table 2 Synthesis report of eight tap FIR filter using TRNS MAC unit with change of trit

Sl. no.	Input data trit length (n)	Moduli set	Synthesis report			
			Number of slice LUTs	Minimum period	Minimum input arrival time before clock	Maximum output required time after clock
1	2	{7, 8, 9}	126 out of 46,560	2.013 ns (maximum frequency: 496.697 MHz)	6.107 ns	0.618 ns
2	3	{25, 26, 27}	232 out of 46,560	2.439 ns (maximum frequency: 410.071 MHz)	9.492 ns	0.609 ns
3	4	{79, 80, 81}	382 out of 465,607	2.775 ns (maximum frequency: 360.386 MHz)	12.490 ns	0.604 ns

Table 3 Synthesis report of eight tap FIR filter using DBTNS MAC unit with change of trit

Sl. no.	Input index trit length (i, j)	Synthesis report			
		Number of slice LUTs	Minimum period	Minimum input arrival time before clock	Maximum output required time after clock
1	1	90 out of 343,680	6.405 ns (maximum frequency: 156.128 MHz)	8.098 ns	0.676 ns
2	2	308 out of 343,680	11.996 ns (maximum frequency: 83.364 MHz)	14.235 ns	0.676 ns
3	3	619 out of 343,680	21.887 ns (maximum frequency: 45.690 MHz)	25.736 ns	0.676 ns

Figure 4 Complexity analysis of eight-tap FIR filter using non-binary and non-conventional number system-based MAC unit with the change of trit for input trit vs. number of slice LUTs (see online version for colours)





Figure 5 Complexity analysis of eight-tap FIR filter using non-binary and non-conventional number system-based MAC unit with the change of trit for input trit vs. minimum execution time (ns) (see online version for colours)



5 Conclusions

The non-convention number system offers several benefits over existing binary digital system (Ghosh et al., 2012b; Roy et al., 2015; Ghosh and Sinha, 2018a). This paper deals with comparative study of non-conventional number system-based MAC unit for implementing eight-tap FIR filter. The basic advantages of using TVL system are its capabilities to reduce chip area, reduce overall delay over conventional binary number system. TRNS offers a promising feature that is carry-free operations in addition, subtraction and multiplication. The complexity of calculation in many applications, such as encryption and fuzzy systems can be reduced by this integral property of TRNS. On the other hand, an efficient multiplier can be implemented by DBTNS. It can help to reduce the complexity of multiplication. All the architectures were validated on Xilinx FPGA (Dabhade et al., 2018) and the detailed analysis and studies of different modules of the non-conventional MAC units have been simulated using Xilinx ISE version 12.3. The novelty of the architecture of MAC unit is justified by analysing the experimental results. A comparative study can also be made on other fast and high end signal processing-based applications (Armah and Ahene, 2015; Marzouqi et al., 2016; Karmakar and Karmakar, 2018) like high quality image processing, audio, speech, and language processing systems, acoustic echo suppression (AES) and acoustic echo cancellation (AEC), and more rarely line echo cancellation (LEC), etc. Non-conventional mixed radixes-based MAC architecture for signal processing algorithm can also be a topic of discussion for researchers. Beside that reconnoitring the opportunities of VLSI implementation of the multi-valued logic system using TRNS-DBTNS mixed base can also be a topic for future work.

References

- Abdallah, M. and Skavantzios, A. (2005) 'On multi moduli residue number systems with moduli of forms $\{r^a, r^{b-1}, r^{c+1}\}$ ', *IEEE Trans. Circuits Syst. I: Regular Paper*, Vol. 52, No. 7, pp.1253–1266.
- Armah, G.K. and Ahene, E. (2015) 'Application of residue number system (RNS) to image processing using orthogonal transformation', *2015 IEEE International Conference on Communication Software and Networks (ICCSN)*, June, Chengdu, pp.322–328.
- Chang, C.H., Molahosseini, A.S., Zarandi, A.A.E. and Tay, T.F. (2015) 'Residue number systems: a new paradigm to datapath optimization for low-power and high-performance digital signal processing applications', *IEEE Circuits and Systems Magazine*, Vol. 15, No. 4, pp.26–44.
- Chen, J., Chang, C.H., Feng, F., Ding, W. and Ding, J. (2015) 'Novel design algorithm for low complexity programmable FIR filters based on extended double base number system', *IEEE Transactions on Circuits and Systems I: Regular Papers*, Vol. 62, No. 1, pp.224–233.
- Dabhade, S.D., Rathna, G.N. and Chaudhury, K.N. (2018) 'A reconfigurable and scalable FPGA architecture for bilateral filtering', *IEEE Transactions on Industrial Electronics*, Vol. 65, No. 2, pp.1459–1469.
- Ghosh, A. and Sinha, A. (2018a) 'Performance analysis of FPGA based MAC unit using DBTNS multiplier & TRNS adder for signal processing algorithm', *Advances in Image and Video Processing, Society for Science and Education*, UK, Vol. 6, No. 5, pp.31–43.
- Ghosh, A. and Sinha, A. (2018b) 'FPGA implementation of MAC unit for double base ternary number system (DBTNS) and its performance analysis', *International Journal of Computer Applications*, Vol. 181, No. 14, pp.9–22.

- Ghosh, A., Singha, S. and Sinha, A. (2012a) 'Floating point RNS: a new concept for designing the MAC unit for digital signal processor', *ACM SIGARCH Computer Architecture News*, Vol. 40, No. 2, pp.39–43.
- Ghosh, A., Singha, S. and Sinha, A. (2012b) 'A new architecture for FPGA implementation of a MAC unit for digital signal processors using mixed number system', *ACM SIGARCH Computer Architecture News*, Vol. 40, No. 2, pp.33–38.
- Hurst, S.L. (1984) 'Multiple-valued logic – its status and its future', *IEEE Transactions on Computers*, Vol. C-33, No. 12, pp.1160–1179.
- Karmakar, S. and Karmakar, S. (2018) 'Image enhancement by the combination of multivalued logic and Savitzky–Golay filter', *International Journal of Electronics Letters*, Vol. 7, No. 3, pp.1–14.
- Lin, S., Kim, Y.B. and Lombardi, F. (2011) 'CNTFET-based design of ternary logic gates and arithmetic circuits', *IEEE Transactions on Nanotechnology*, Vol. 10, No. 2, pp.217–225.
- Low, J.Y.S. and Chang, C.H. (2013) 'A new approach to the design of efficient residue generators for arbitrary moduli', *IEEE Transactions on Circuits and Systems I: Regular Papers*, Vol. 60, No. 9, pp.2366–2374.
- Marzouqi, H., Al-Qutayri, M., Salah, K., Schinianakis, D. and Stouraitis, T. (2016) 'A high-speed FPGA implementation of an RSD-based ECC processor', *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 24, No. 1, pp.151–164.
- Matutino, P.M., Chaves, R. and Sousa, L. (2015) 'Arithmetic-based binary-to-RNS converter modulo $\{2n \pm k\}$ for j_n -bit dynamic range', *IEEE Trans. VLSI Syst.*, Vol. 23, No. 3, pp.603–607.
- Roy, R., Datta, D., Bhagat, S., Saha, S. and Sinha, A. (2015) 'Comparative study and analysis of performances among RNS, DBNS, TBNS and MNS for DSP applications', *Journal of Signal and Information Processing*, Vol. 6, No. 2, pp.49–65.
- Seeta, K.R.R. and Kumari, P.S. (2016) 'Design and implementation of 16-bit MAC ternary multiplier', *International Journal of VLSI System Design and Communication Systems*, Vol. 4, No. 10, pp.1062–1065.
- Singha, S., Ghosh, A. and Sinha, A. (2012) 'A new architecture for FPGA based implementation of conversion of binary to double base number system (DBNS) using parallel search technique', *ACM SIGARCH Computer Architecture News*, Vol. 39, No. 5, pp.12–18.
- Sinha, A., Sinha, P. et al. (2006) *Multi based Number Systems for Performance Enhancement of Digital Signal Processors*, filed for US Patent, (US Pat. Appl. No. 11/488,138) published in US Patent Documents Serial No. 488138, US Class at Publication 708/620, Int'l Class : G06F 7/52 20060101 G06F007/52.