Adaptive smart antennae receiver controlled by a hardware-based genetic optimiser
by Gabriella Kokai, Hans Holm Fruhauf, Feng Xu
International Journal of Embedded Systems (IJES), Vol. 1, No. 1/2, 2005

Abstract: In recent years there has been significant interest in the area of Hardware-based Genetic Algorithms (HGA) implemented using a Field Programmable Gate Array (FPGA). This paper presents a hardware-based genetic optimiser applied to adjusting an adaptive antennae receiver. The proposed architecture employs a combination of pipelining and parallelisation to achieve significant speedups over software implementation. The proposed HGA is implemented on a prototyping board with a Xilinx Virtex-E FPGA and reaches a speedup factor of more than 500 when compared to the software implementation.

Online publication date:: Thu, 26-Jan-2006

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Embedded Systems (IJES):
Login with your Inderscience username and password:

    Username:        Password:         

Forgotten your password?


Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com