The full text of this article


Power gating architecture implementation inside clock period to reduce power
by Debanjali Nath; Priyanka Choudhury; Abhishek Nag; Sambhu Nath Pradhan
International Journal of Computer Aided Engineering and Technology (IJCAET), Vol. 6, No. 3, 2014


Abstract: In today's nanometre regime of device dimension, leakage power has become comparable to dynamic power. Along with the other leakage reduction techniques, power gating is a technique which is used to reduce standby leakage and dynamic power by shutting down the power supply of the inactive block of the circuit but the active blocks continues to dissipate power. It has been observed that there is a scope of using power gating in active block to reduce run time leakage. If the operating frequency is lower than the maximum operating frequency of the circuit, then within clock period there is a certain portion which is idle and in this period power gating may be applied. This paper concerns about the implementation of power gating in this idle time of the clock. Architecture of this power gating technique designed to work within the clock period termed as 'within-clock power gating' (WCPG) for minimising leakage and total power of the sequential circuits during active mode of operation has been proposed in this paper. In this architecture an ISCAS89 benchmark circuit has been implemented. Power results have been reported for different frequencies. Simulation of the implemented architecture in CADENCE VLSI tool at 45 nm technology shows up to 85% saving in leakage and around 10% saving in total power compared to the no power gating at 2.5 MHz frequency.

Online publication date: Thu, 03-Jul-2014


is only available to individual subscribers or to users at subscribing institutions.

Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Computer Aided Engineering and Technology (IJCAET):
Login with your Inderscience username and password:


    Username:        Password:         

Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email