The full text of this article:

A HW/SW design methodology for embedded SIMD vector signal processors
by J.P. Robelly, G. Cichon, H. Ahlendorf, G. Fettweis
International Journal of Embedded Systems (IJES), Vol. 3, No. 3, 2008
Abstract: The trend of using SIMD processors in embedded systems has been driven by signal processing applications with large computational requirements. In this paper, we report a HW/SW methodology in order to design DSP cores and algorithms that exploit SIMD parallelism. Starting point is a novel hardware architectural template called STA. We introduce an approach for automatic generation of simulation and hardware models of DSP cores with a scalable level of SIMD parallelism. Software development is based on an algebraic model that captures the SIMD computational model. We explain how algorithms can be designed independent of the available SIMD parallelism.

is only available to individual subscribers or to users at subscribing institutions.

Pay per view: If you are not a Subscriber and you just want to read the full contents of this article, please click here to purchase online access to the full-text of this article. Please allow 3 days + mailing time. Current price for article is Thirty Euros (€30)

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Embedded Systems (IJES) journal, that have been redirected here, please check if you have a registered username/password subscription with Inderscience. If that is the case, please Login:

If you are not yet a Subscriber to International Journal of Embedded Systems (IJES) journal, you can subscribe by following a few simple and quick steps. A subscription will give you complete access to all articles in the current issue, as well as to all articles in the previous three years, where applicable. Click here to subscribe.

Should you experience further difficulties or have any enquiries, please email subs@inderscience.com