Title: Design of an ultra-low power, low complexity and low jitter PLL with digitally controlled oscillator

Authors: N.K. Anushkannan; H. Mangalam

Addresses: Department of Electronics and Communication Engineering, Tamilnadu College of Engineering, Coimbatore, India ' Department of Electronics and Communication Engineering, Sri Ramakrishna Institute of Technology, Coimbatore, India

Abstract: This paper proposes a new area-efficient, low-power and low-jitter phased-locked loop (PLL) architecture working off a low frequency reference. In this paper, new PLL is proposed with a new locking procedure with low complexity which results in ultra low power design. The main challenge to design the proposed PLL is to keep the area small while meeting the required low jitter. The proposed method was designed using only two up-down counters for finding the reference frequency. An efficient glitch removal filter and new low power DCO also introduced in this paper. The proposed DCO achieves a reasonably high resolution of 1ps. The PLL architecture was demonstrated for different frequency ranges from 100-400 MHz. The power consumption of proposed PLL at 500 MHz frequency is 820 μW. The proposed PLL is simulated in 180 nm with Tanner EDA and verified.

Keywords: phase-locked loop; PLL; digitally controlled oscillator; DCO; low power; low complexity; low jitter; glitch removal.

DOI: 10.1504/IJAIP.2020.104110

International Journal of Advanced Intelligence Paradigms, 2020 Vol.15 No.1, pp.98 - 107

Received: 29 Jun 2016
Accepted: 03 Oct 2016
Published online: 14 Dec 2019 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article