A microcontroller multicore in FPGAs: detailed architecture and case studies of embedded critical applications
by Cesar Giacomini Penteado; Edward David Moreno; Fábio Dacêncio Pereira
International Journal of Grid and Utility Computing (IJGUC), Vol. 8, No. 3, 2017

Abstract: This paper presents the concept and preliminary tests in FPGA of architecture for a flexible multicore microcontroller. It is aimed at intermediate complexity embedded applications. A previous exact characterisation of the microcontroller model and its target applications is a costly-time task, and depends mostly on the engineers' and programmers' experiences. The proposed architecture can aid the development of new applications, since it allows the selection of hardware components useful to the project during the development of the application. We have designed a prototype in FPGA and it is working with seven CPUs. We have used two applications (PID controllers and AES security algorithm), and our results allow to validate the idea and utility of multicore microcontrollers.

Online publication date: Sun, 05-Nov-2017

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Grid and Utility Computing (IJGUC):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com