Design and FPGA implementation of chaotic interleaver for IDMA system Online publication date: Fri, 13-Oct-2017
by Brahim Boukholda
International Journal of Wireless and Mobile Computing (IJWMC), Vol. 13, No. 1, 2017
Abstract: Interleaver plays a very important role in a digital communication system. It is often used to improve the performance of forward error correcting codes. On the other side, interleaver can be used in a multiusers transmission especially in the Interleave Division Multiple Access (IDMA) technique. Indeed, in IDMA systems users are distinguished only by interleavers. Each user is identified by a specific interleaver. We will propose a method to generate chaotic interleaver based on the generation of sequences having a chaotic behaviour using some chaotic maps such as logistic function and Henon map function. In this paper, we will study the performance of chaotic interleavers with correlation analysis for IDMA system. A comparison between the proposed interleavers and other interleavers in terms of FPGA (Field Programmable Gate Array) resources and maximum operating frequency is presented. Simulations result shows that the chaotic interleaver designed is simple to generate and outperforms other interleavers to require fewest devices and best timing behaviour.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Wireless and Mobile Computing (IJWMC):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com
Our Blog 
Follow us on Twitter 
Visit us on Facebook