Implementation of dynamic reconfigurable interpolator for open architecture CNC by using FPGA
by Xiaoyong Ni; Hongjian Zhang; Dianhong Wang; Jian Luo
International Journal of Embedded Systems (IJES), Vol. 9, No. 1, 2017

Abstract: Functionality and cost are two key factors for open architecture machine tools. Dynamic reconfiguration technology provides a method to achieve more functions at low cost. Hardware dynamic reconfiguration is special feature of FPGA devices. In this paper, a dynamic reconfigurable interpolator with linear, circular and NURBS interpolations is presented. The functions of interpolator can be reconfigured during machining. The requirement for logic resource on-chip reduces evidently, which makes it feasible to implement complicated interpolations using a limited area. Experimental results are presented to verify the performance of the dynamic reconfigurable interpolator.

Online publication date: Tue, 24-Jan-2017

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Embedded Systems (IJES):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com