A novel low-energy CNFET-based full adder cell using pass-transistor logic
by Yavar Safaei Mehrabani; Reza Faghih Mirzaee; Mohammad Eshghi
International Journal of High Performance Systems Architecture (IJHPSA), Vol. 5, No. 4, 2015

Abstract: Full adder is the most critical and fundamental computational unit within processors. A new single-bit full adder cell is presented in this paper in order to cell efficiency. The new design is based on pass-transistor logic (PTL) and carbon nanotube field effect transistor (CNFET) technology. This combination resolves the problem of voltage drop in PTL. The proposed structure is an excellent trade-off between speed and power efficiency factors. Simulations are made by Synopsys HSPICE with 32 nm CNFET in various realistic conditions. The results demonstrate that the proposed adder cell outperforms other state-of-the-art designs in terms of energy consumption, and it is an appropriate candidate to be used in large circuits.

Online publication date: Wed, 04-Nov-2015

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of High Performance Systems Architecture (IJHPSA):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com