New dynamic ternary minimum and maximum circuits with reduced switching activity and without any additional voltage sources
by Shirin Rezaie; Reza Faghih Mirzaee; Keivan Navi; Omid Hashemipour
International Journal of High Performance Systems Architecture (IJHPSA), Vol. 5, No. 3, 2015

Abstract: Ternary minimum (AND) and maximum (OR) functions are implemented in this paper based on dynamic logic style, where the clock signal evaluates combinational circuits periodically. Unlike previously presented designs, additional voltage sources are not required in the proposed structures. Transistors divide voltage to achieve standard ternary functions. An initial design is modified gradually to reach a high-performance design with reduced transistor-count and decreased switching activity. New circuits are simulated with carbon nanotube field effect transistor technology in different situations. Simulation results show that the proposed cells are suitable for low-power and high-frequency applications.

Online publication date: Sat, 04-Jul-2015

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of High Performance Systems Architecture (IJHPSA):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com