A simple VLSI architecture for computation of 2D DCT, quantisation and zig-zag ordering for JPEG
by Vijay Kumar Sharma; Umesh C. Pati; K.K. Mahapatra
International Journal of Signal and Imaging Systems Engineering (IJSISE), Vol. 5, No. 1, 2012

Abstract: In this paper, a comparative simulation study of Peak Signal to Noise Ratio (PSNR) in JPEG image compression is done using two quantisation tables, one recommended by JPEG committee and another suitable for hardware simplification. Simulation results confirm that quantisation table suitable for hardware simplification can be used for designing JPEG baseline encoder circuitry. We present a simple Finite State Machine (FSM)-based VLSI architecture from Discrete Cosine Transform (DCT) to zig-zag reordering of transformed coefficients for JPEG baseline encoder using quantisation table suitable for less complex hardware design. The proposed architecture is implemented in Xilinx FPGA as well as Synopsys DC.

Online publication date: Wed, 31-Dec-2014

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Signal and Imaging Systems Engineering (IJSISE):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com