Process costing of the microchip Online publication date: Sat, 31-Jan-2015
by Bhaskaran Gopalakrishnan, Dipesh Gajera, Deepak P. Gupta, Ragu Athinarayanan, Subodh A. Chaudhari
International Journal of Industrial and Systems Engineering (IJISE), Vol. 8, No. 3, 2011
Abstract: The CMOS microchip is the workhorse of the semiconductor industry. The manufacturing model was formed with practical processing times, number of machines, steps of manufacturing process, labour cost and time required, construction costs, land costs, etc. as input parameters. This cost model attempts to analyse costs and calculate the cost per chip. Different sections of costs have been individually analysed in turn to reflect their impact on the finished product. A simulation model has been run to reflect an actual semiconductor manufacturing scenario. Simulation model is also used to estimate labour time and cost required for the process. The cost was calculated based on yield, number of chips/wafer and total expenditure by the fabrication unit. A simulation model was created in Arena 6.0 professional version, which allows the user to make changes to the model to reflect the changes in the fabrication unit.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Industrial and Systems Engineering (IJISE):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com
Our Blog 
Follow us on Twitter 
Visit us on Facebook