Power management in external memory using PA-CDRAM
by Nevine AbouGhazaleh, Bruce R. Childers, Daniel Mosse, Rami G. Melhem
International Journal of Embedded Systems (IJES), Vol. 3, No. 1/2, 2007

Abstract: Main memory is one of the major energy consumers in computing systems. In this paper, we propose a new memory organisation, called Power-Aware Cached-DRAM (PA-CDRAM) that integrates a moderately sized cache directly into a memory device. We use this cache to turn memory banks off immediately after memory accesses to reduce energy consumption. We modify CDRAM (originally optimised for performance) to reduce energy consumption. We describe our memory organisation, the challenges for achieving low energy consumption and how to address them. Results show that PA-CDRAM achieves 28% average improvement in energy-delay when compared to traditional memory employing time-out power management.

Online publication date: Sun, 02-Dec-2007

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Embedded Systems (IJES):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com