Hardware support for thread synchronisation in an experimental manycore system
by Alessandro Cilardo; Mirko Gagliardi; Daniele Passaretti
International Journal of Grid and Utility Computing (IJGUC), Vol. 11, No. 1, 2020

Abstract: This paper deals with the problem of thread synchronisation in manycore systems. In particular, it considers the open-source GPU-like architecture developed within the MANGO H2020 project. The thread synchronisation hardware relies on a distributed master and on a lightweight control unit to be deployed within the core. It does not rely on memory access for exchanging synchronisation information since it uses hardware-level messages. The solution supports multiple barriers for different application kernels possibly being executed simultaneously. The results for different NoC sizes provide indications about the reduced synchronisation times and area overheads incurred by our solution.

Online publication date: Wed, 04-Dec-2019

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Grid and Utility Computing (IJGUC):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com